

A Path to Line-Rate-Capable NFV Deployments with Intel® Architecture and the OpenStack* Juno Release

Executive Summary

Network Functions Virtualization (NFV) is a European Telecommunications Standards Institute (ETSI) Industry Specification Group (ISG) that is working to define the specification for a transformed network. This transformed network is based on the principle of moving from monolithic, vertically integrated, discrete applications to virtualized, scalable applications deployed on industry standard high volume servers.

Intel® architecture-based servers offer a number of capabilities that can be used to optimize and accelerate the deployment of these virtualized NFV applications. There are a broad range of virtualization specific enhancements in the platform such as Intel® Virtualization Technology (Intel® VT) for IA-32, Intel® 64 and Intel® Architecture (Intel VT-x), Intel® Virtualization Technology (Intel® VT) for Directed I/O (Intel® VT-d) and Intel® Virtualization Technology (Intel® VT) for Connectivity (Intel® VT-c). There is also a set of configuration capabilities on Intel architecture-based servers that can help to deliver improved performance and predictability characteristics for NFV applications.

Leveraging Enhanced Platform Awareness features such as SR-IOV, NUMA, huge pages, and CPU pinning facilitates line-rate NFV application deployment.

OpenStack* is a leading open-source software suite for creating private and public clouds. OpenStack can be used to fill the role of the Virtualized Infrastructure Manager in the ETSI-NFV reference architecture. To do this, a number of feature additions are required to deliver on the performance and predictability demands required for NFV applications. Embedding innate knowledge of NFV applications in OpenStack is not necessary. OpenStack extensions are required to offer sufficient tuning capabilities necessary to deploy a high-performance NFV workload.

Lab tests of a reference NFV application, the Intel® Data Plane Performance Demonstrator, showed that by leveraging Enhanced Platform Awareness features, such as Single Root I/O Virtualization (SR-IOV), Non-Uniform Memory Architecture (NUMA), huge pages, and CPU pinning, line-rate NFV application deployment is facilitated.

Table of Contents

Introduction2
 Network Functions Virtualization ...2
 OpenStack2
 Broadband Network Gateway3
 Intel® Data Plane Performance Demonstrator3

OpenStack Extensions That Benefit NFV4
 CPU Feature Request4
 SR-IOV Extensions.....4
 NUMA Extensions4
 Future^ OpenStack Capabilities.....5
 CPU Pinning.....5
 Huge Pages5
 I/O-Aware NUMA Scheduling5

Sample NFV Performance Results5

Intel® Technologies for Optimal NFV ...6
 Intel® Virtualization Technology for IA-32 and Intel® 64 Processors...6
 Intel® Virtualization FlexPriority ...6
 Intel® Virtualization FlexMigration ..6
 Virtual Processor Identifiers (VPID) .7
 Extended Page Tables.....7
 VMX Preemption Timer.....7
 Pause Loop Exiting.....7
 Intel® Virtualization Technology for Directed I/O.....7
 Address Translation Services.....7
 Large Intel VT-d Pages7
 Interrupt Remapping7
 Intel® Virtualization Technology for Connectivity7
 Virtual Machine Device Queues.....7
 PCI-SIG Single Root I/O Virtualization.....7
 Non-Uniform Memory Architecture ..8
 CPU Pinning.....9
 Huge Pages9

Conclusion..... 10
References..... 11

Introduction

This paper introduces Network Functions Virtualization and some of the activities related to OpenStack that are helping to enable deployment of high-performance workloads on industry-standard, high-volume servers for use in telecommunications environments.

Network Functions Virtualization

Network Functions Virtualization (NFV) is a European Telecommunications Standard Institute (ETSI) Industry Specification Group (ISG).^[Ref 1] A number of the world’s leading operators met in 2012 to form this specifications group within ETSI. The role of this ISG is to foster collaboration between a wide spectrum of the telecommunications industry to create specifications that could be used to accelerate the research, development, and deployment of telecommunications workloads on industry-standard, high-volume servers.

As a result of this activity, three whitepapers have been delivered. The first paper^[Ref 2] was introductory and set the stage for work to come. The second^[Ref 3] and third^[Ref 4] papers offered the network operators perspectives on the industry progress against the stated NFV goals.

After just 10 months of existence, a number of draft specifications were delivered and have subsequently been updated and are available publicly.^[Ref 5] The specification on NFV Performance & Portability Best Practices ^[Ref 6] is particularly relevant to the scope of this paper. A number of platform capabilities were identified that should be configured or leveraged correctly in the platform to enable high-performance networking applications.

OpenStack

OpenStack is a leading open-source software suite for creating private and public clouds.^[Ref 7] The functionality provided can, for the most part, be classified under similarly intentioned names such as Cloud Operating System or Virtualized Infrastructure Manager (VIM). OpenStack is used to manage pools of compute, networking, and storage infrastructure. These infrastructure resources are typically based on industry-standard, high-volume servers and can be partitioned and provisioned for the user in an on-demand style via a Command Line Interface (CLI), RESTful API, or a Web interface. OpenStack was released to the open-source community in 2010 and has since grown in popularity with an active community of users and contributors. The code is released under an Apache 2.0 license.

The OpenStack compute service is called Nova*. It is responsible for managing all compute infrastructure in an OpenStack managed cloud. Multiple hypervisor drivers are supported including QEMU*/KVM* (via libvirt), Xen*, and VMware vSphere* Hypervisor (VMware ESXi*). Nova contains the scheduling functionality that is used to select which compute host runs a particular workload. It filters all available platforms to a suitable subset of platforms based on the input requirements, and then selects a platform from the subset based on a weighting routine.

The OpenStack Networking service is called Neutron*. Neutron is designed to be a scalable service offering many different plug-in solutions to help with network management for the provider and to offer a self-service interface to the consumer to create their own networks. Several network models are available such as a flat

network, Virtual LAN (VLAN), VXLAN, and others. IP Address Management (IPAM) support includes static IP address allocation, Dynamic Host Configuration Protocol (DHCP), and Floating IP support, the latter allowing for traffic to be dynamically rerouted in the infrastructure to different compute nodes. In addition, some advanced networking services such as Load Balancers, Firewalls and Virtual Private Networks (VPNs) can be managed.

There are a number of other services that come together to form an OpenStack release. The OpenStack Dashboard service is called Horizon*. It offers users the ability to manage their infrastructure through a web interface. The OpenStack Storage service supports both block storage and object storage. Storage support is available through the Cinder*, Swift*, and Ceph* projects. There are a set of shared services, such as the Image Service (Glance*) that is used for image import, registration, snapshotting, and so on, and the Identity Service (Keystone*) that is used as a common authentication system and for inter-service message authorization.

Broadband Network Gateway

The Broadband Network Gateway (BNG) is a component in service providers' networks that is used to route traffic between the Internet and remote access devices such as Digital Subscriber Line Access Multiplexers (DSLAM), a Cable Modem Termination System (CMTS) or Multi-Service Access Nodes (MSAN). It is sometimes referred to as a Broadband Remote Access Server (BRAS).

The BNG is an enforcement point in the service providers' network for policy-based Quality of Service and is a logical termination point of the consumers' link access protocols such as Point-to-Point Protocol over Ethernet (PPPoE),

and Point-to-Point Protocol over ATM (PPPoA). It is typically the first IP hop that the user equipment (remote access client device) sees when making a connection to the Internet. The BNG requires high-performance network connectivity combined with low packet latency and low packet-delay variation in order to run effectively.

This sample BNG should be considered a protocol conversion application. The BNG reference architecture is shown in Figure 2. The BNG is based on a pipelined software architecture where different parts of the packet processing workload are separated out and allocated to different threads. The workloads in the various pipeline




Figure 1. The Broadband Network Gateway deployment in a service provider network.

Intel® Data Plane Performance Demonstrator

A Virtualized Network Function (VNF) was needed to demonstrate how OpenStack could be used to configure high-performance network connectivity to a VNF and enable high-performance behavior of the VNF itself. The Intel® Data Plane Performance Demonstrator (DPPD)^[Ref 8] is a Data Plane Development Kit (DPDK) v1.7 based application.^[Ref 9] The Intel DPPD is a user space application that was designed for benchmarking purposes in order to demonstrate how high-density network traffic very similar to real BNG traffic can be handled using DPDK and to study platform performance under such a workload. The Intel DPPD implements many typical BNG functionalities, such as handling properly constructed BNG packets; however, exception path processing has not been implemented. The software is released under a BSD 3-Clause License.^[Ref 10] The Intel DPPD was deployed in a virtual environment based on QEMU/ KVM.

stages were balanced to minimize as much as possible waiting between stages. The cpe 0 and cpe 1 are the network interfaces connected to the Customer Premise Equipment (CPE) side network, and inet 0 and inet 1 are the network interfaces connected to the (Internet) core side. For the uplink path, a CPU-core Load-Balancer (LB) processes the incoming traffic from cpe 0 and distributes it to one of eight Worker Threads (WT). After the chosen WT processing completes, the traffic is directed to an Aggregation Thread (A) that transmits the data to the dedicated egress interface. The downlink data path followed a similar pattern.

Note: A detailed analysis of packet processing performance related to this sample application is available in the Network Function Virtualization: Virtualized BRAS with Linux* and Intel® Architecture white paper.^[Ref 11]




Figure 2. Intel® Data Plane Performance Demonstrators (BNG) software architecture.

Document Scope

The primary focus of this paper is on Network Functions Virtualization and how extensions in and for OpenStack help to deploy NFV workloads in an optimal way on Intel architecture-based processors. It is recommended that the reader also refer to the specific processor product documentation to determine how the processor features noted in this paper apply to their chosen processor.

OpenStack Extensions That Benefit NFV

From an NFV perspective, OpenStack does not need to be innately aware of the NFV applications or their functions. However, OpenStack does need the ability to provide a suitably advanced selection of tuning capabilities that enable a service provider to deploy NFV with the necessary performance and efficiency characteristics.

OpenStack features and capabilities are developing rapidly. This section describes some of the features that have a particular applicability to deploying NFV workloads effectively.

CPU Feature Request

Some NFV applications may have been developed to make specific use of certain CPU instructions. For example, a VPN appliance that requires a high-performance cryptography library could be coded to leverage specific instructions such as the Intel® Advanced Encryption Standard New Instructions (Intel® AES-NI).^[Ref 12] Best practice guidelines would recommend that software developers check for the availability of instruction set extensions via the `cpuid` instruction before invoking code that leverages them.

In the OpenStack Icehouse release a change was made to the Nova libvirt driver to expose all of the CPU instruction set extensions to the Nova scheduler. This correlated with a related change in libvirt to make this data available via the libvirt API. These changes made it possible to create Nova flavors that contained specific feature requests by adding these to the flavor as `extra_specs`.

During scheduling, the `compute_capabilities_filter` in Nova compares requirements on the host CPU as specified by the flavor `extra_specs` with a database of hosts and their respective CPU features.

SR-IOV Extensions

The OpenStack Havana release included support for SR-IOV for non-networking devices. This included the ability to allocate VFs to the VM from PCIe cryptographic accelerators such as Intel® QuickAssist Technology. In the OpenStack Juno release, this capability was extended to include support for network devices. By doing so, the highest performing I/O path from physical NIC to the VM was enabled.

A number of steps are required to use the SR-IOV extensions for NICs.

- On the host, the device driver for the NICs must be configured to enable the NIC VFs.
- The Nova configuration file, `nova.conf`, on the host needs the white list configured to enable the VF identifiers to be shared with the Nova scheduler.
- Neutron requires that the SR-IOV mechanism driver be used and the VF vendor and device IDs be set up.
- With the Neutron API, the tenant must create a port with a Virtual Interface (VIF) type (`vif_type`) of `macvtap` or `direct`. The latter means that the VF will be allocated directly to the VM.
- The port ID that is returned from the Neutron port-create command must be added to the Nova boot command line. Note: During the boot process, Nova will check the validity of this port ID with Neutron.

NUMA Extensions

Awareness of NUMA topology in the platform was added in the OpenStack Juno release with the Virt driver guest NUMA node placement and topology extension.^[Ref 13] This feature allows the tenant to specify its desired guest NUMA configuration. The Nova scheduler was extended with the

numa_topology_filter to help match guest NUMA topology requests with the available NUMA topologies of the hosts.

Tenants can specify their request via a Nova flavor-based mechanism. An example of such a command is:

```
nova flavor-key m1.large set  
hw:numa_mempolicy=strict  
hw:numa_cpus.0=0,1,2,3  
hw:numa_cpus.1=4,5,6,7 hw:numa_  
mem.0=1024 hw:numa_mem.1=1024
```

Tenants also have the option to specify their guest NUMA topology request via an image-property-based mechanism. An example of such a command is:

```
glance image-update image_  
id --property hw_numa_  
mempolicy=strict --property  
hw_numa_cpus.0=0,1,2,3 --  
property hw_numa_cpus.1=4,5,6,7  
--property hw_numa_mem.0=1024 --  
property hw_numa_mem.1=1024
```

These commands result in OpenStack configuring the guest virtual CPUs 0, 1, 2, and 3 to be mapped to socket 0 (also known as cell 0 in libvirt terminology), and virtual CPUs 4, 5, 6 and 7 to be mapped to socket 1.

Future^ OpenStack Capabilities

^Note: At the time of this writing, the features identified in this section were being proposed for inclusion in a subsequent OpenStack releases such as Kilo and the Liberty release.

CPU Pinning

The section above on OpenStack NUMA configuration shows how the guest NUMA topology can be requested. In the example given, the guest vCPUs 0, 1, 2, and 3 are mapped to socket 0 (also known as "NUMA Cell 0"). However, this does not mean that vCPU 0 maps to the physical CPU (pCPU) 0 or that vCPU 1 maps to pCPU 1, and so on.

The host scheduler still has the flexibility to move threads around within that NUMA cell. This impacts NFV applications such as the virtual BNG that requires that the threads are pinning to pCPUs to comply with particular application design constraints, or to deliver on particular latency or predictability metrics. A future version of OpenStack is expected to be extended to offer the ability to request vCPU to pCPU pinning.

Huge Pages

The OpenStack Juno release is not aware of huge page capabilities on the hosts.

Intel has released patches to the OpenStack Juno release on the www.01.org website to enable huge page support related to Juno functionality.^[Ref 14] An update to this patch set is expected to be included in a future OpenStack release. Intel has also published a guide^[Ref 15] to help users leverage the changes.

I/O-Aware NUMA Scheduling

The section above on OpenStack NUMA configuration shows how the guest NUMA topology can be requested. This configuration does not take into account the locality of the I/O device that may be providing the data to the processing cores. For example, if an application requires that vCPU cores are allocated to a particular NUMA cell, but the NIC that the data is coming from is local to another NUMA cell, then the application will deliver suboptimal performance.

Intel has released patches to the OpenStack Juno release on the www.01.org website to enable I/O Aware NUMA scheduling related to Juno functionality.^[Ref 14] An update

to this patch set is expected to be included in a future OpenStack release. Intel has also published a guide^[Ref 15] to help users leverage the changes.

Sample NFV Performance Results

The Intel DPPD was instantiated on Intel® Server Board S2600GZ (code-named Grizzly Pass), BIOS version SE56600.86B.02.03.000, with two Intel® Xeon® processor E5-2690 v2 @ 3.0 GHz, with 10 cores (20 threads) each, 64 GB of DDR3-1333 RAM, one Intel® Ethernet Server Adapter X520-SR2, and two physical networks.

The OpenStack Juno release was used to instantiate the VM with the sample BRAS/BNG application on the platform. Fedora* 20 x86_64 was used for both the host OS and the guest OS on the compute nodes.

At the time of writing, the Intel DPPD had not been updated to interoperate with the OpenStack Juno SR-IOV capability so the SR-IOV results are based on setting up the SR-IOV connections outside of Neutron control.

The huge page capability is a target feature for OpenStack Kilo so this capability was enabled by leveraging the OpenStack Juno patches on www.01.org.^[Ref 14]

The DPPD application required that the 16 virtual CPU cores be allocated to the application. For the best performance, all these vCPUs must be from the same socket on the server.

The OpenStack NUMA placement capability was leveraged to help deploy the required guest vCPU topology on the host. The OpenStack Juno functionality does not include support for I/O awareness as part of the NUMA placement decision. This means that the guest topology cannot be specified to include I/O device locality. (For

more information, refer to the I/O Aware NUMA Scheduling section). To work around this lack of functionality, the test environment was set up and checked to ensure that the platform I/O device was local to the chosen NUMA cell the VM was deployed on.

It is expected that future versions of OpenStack will include support for I/O awareness during NUMA placement decision making. Also, CPU pinning was not supported in OpenStack Juno but is planned for a future release. For the test setup, the CPU pinning was performed using Linux primitives.

Figure 3 shows the cumulative gains achieved by applying these configuration changes to the environment. The relative improvements are dependent on the order in which the features were enabled, so these relative value data points should not be interpreted as absolutes. Instead the reader should consider the cumulative value of enabling these four features and how this reference NFV workload was enabled to deliver line-rate performance with 256 byte packets on a 10 Gbps Ethernet link with zero packet loss.

Latency and Packet Delay Variance characteristics are other aspects of performance improvement that are not displayed in Figure 3 but are relevant for NFV workloads. Specific measurements were not made during this test, but significantly notable improvements in the predictability and stability of throughput readings were observed in successive test runs, particularly after enabling CPU pinning.

Deploying DPDK Based Virtual BRAS with OpenStack
(Cumulative Gains as a Percentage of 10 Gbps*)




Figure 3. Cumulative performance impact on Intel® Data Plane Performance Demonstrators from platform optimizations.

Some related studies that include latency measurements have been conducted with DPPD. The paper on Quality of Service in Broadband Remote Access Servers with Linux* and Intel® Architecture® [Ref 16] presents a number of results focusing on latency characteristics. Latency and PDV for DPPD deployed with OpenStack are likely to be areas of analysis in a future paper.

Intel® Technologies for Optimal NFV

To efficiently deploy virtualized, high-performance networking applications on industry-standard, high-volume servers, a number of processor and platform capabilities can be leveraged to significant effect.

Intel® Virtualization Technology for IA-32 and Intel® 64 Processors

Intel VT-x adds extensions to enable high-performance virtualization solutions that help to increase server utilization and reduce costs. The extensions are called Virtual Machine Extensions (VMX). VMX introduces 10 instructions specific for virtualization to the instruction set.

Intel® Virtualization FlexPriority

The local Advanced Programmable Interrupt Controller (APIC) has a register for tracking the current running process priority called the Task Priority Register (TPR). The VMM is required to track guest writes to the virtualized TPR to know when it is safe to inject interrupts to the VM. This implies that every time the guest writes to the virtualized TPR, usually on task context switch, a VM exit is generated. Intel® VT FlexPriority support removes the need for the VMM to track writes to the virtualized TPR register, thereby reducing the number of VM exits.

Intel® Virtualization FlexMigration

The CPUID instruction is used to report the feature set of a processor. When an application initializes, it typically uses the CPUID instruction to check feature availability. To support live-migration—that is, migration with minimal downtime and without restarting the VM—the destination processor must support the same feature set as the source processor. Intel® VT FlexMigration enables the VMM to virtualize the CPUID instruction. This puts the VMM in control of what features are exposed to the guest and

hence enables the VMM to manage the features exposed in a pool of processors. The processors may have different feature sets, but the VMM can make them look the same to guests via the virtualized CPUID instruction.

Virtual Processor Identifiers (VPID)

The MMU has a Translation Look-aside Buffer (TLB) to cache address translations from virtual to physical memory. The TLB was extended with a Virtual Processor ID (VPID) field. This field enables VM-related address translation entries to persist in the TLB between context switches, removing the need for the TLB to be re-populated after a context switch. This enables VM context switches to happen without the previously associated TLB flush operation.

Extended Page Tables

Extended Page Tables (EPT) is a feature of the MMU. The EPT feature improves performance by removing the need for the hypervisor to trap VM updates to page tables, a feature known as page table shadowing. EPT supersedes page table shadowing by maintaining a second level of page tables in the VMM that describe guest-physical address to host physical address mappings.

VMX Preemption Timer

The VMX Preemption Timer is an additional platform timer intended to enable the hypervisor to preempt VM execution after a specific amount of time. This removes the need to use another platform timer to facilitate context switches.

Pause Loop Exiting

Pause Loop Exiting (PLE) is a hardware feature that forces a VM exit when the spinlock loop duration expiry event is detected. This enables the VMM to schedule another vCPU and help to reduce the impact of lock holder preemption.

Intel® Virtualization Technology for Directed I/O

Address Translation Services

The Peripheral Component Interconnect Special Interest Group (PCI-SIG) defined the Address Translation Services (ATS) specification as part of the I/O Virtualization (IOV) Specifications. ATS specifies a set of transactions that PCI Express components can use to support I/O Virtualization thereby enabling a PCIe* device to perform a Direct Memory Access (DMA) directly into the VM memory.

Intel VT-d is an implementation in hardware that can perform the address translation needed for DMA transactions in virtual environments. In essence this translates between guest physical addresses and host physical addresses to help ensure that the DMA transaction targets the correct physical page with protection mechanisms to prevent memory pages related to other VMs being affected.

Large Intel VT-d Pages

The Large Intel VT-d Pages feature enables large 2 MB and 1 GB pages in Intel VT-d page tables. Leveraging these huge page table entries in the I/O Memory Management Unit (IOMMU) helps to reduce I/O Translation Look-Aside Buffer (IOTLB) misses which in turn helps to improve networking performance, particularly for small packets. (For more information see the Huge Pages section.)

Interrupt Remapping

Interrupt Remapping enables the routing and isolation of interrupts to CPUs assigned to VMs. The remapping hardware forces the isolation by tracking the interrupt originator ID, and can also cache frequently used remapping structures for performance enhancements.

Intel® Virtualization Technology for Connectivity

Intel VT-c enables improved networking throughput with lower CPU utilization and reduced system latency. This technology is a feature in Intel's range of Ethernet Server Adapters such as the Intel® 82599 10 Gigabit Ethernet controller.

Virtual Machine Device Queues

Virtual Machine Device Queues (VMDQ) is a feature of Intel Ethernet Server Adapters that accelerates network performance by filtering Ethernet frames into VM specific queues based on the VLAN ID and destination MAC address. The VM specific queues can then be affinity with specific cores improving cache hit rates and overall performance.

PCI-SIG Single Root I/O Virtualization

PCI-SIG SR-IOV allows partitioning of a single Intel® Ethernet Server Adapter port, also known as the Physical Functions (PF). This PF is a full PCIe function that includes the SR-IOV Extended Capability (used to configure and manage the SR-IOV functionality) into multiple VFs. These VFs are lightweight PCIe functions that contain the resources necessary for data movement but minimize the set of configuration resources. They may be allocated to VMs each with their own bandwidth allocation. They offer a high-performance, low-latency data path into the VM.

Figure 4 on the following page shows a high-level view of an SR-IOV implementation on an Intel architecture-based platform. It depicts how SR-IOV can be used to bypass the hypervisor to deliver the high-performing, low-latency path into the VM.




Figure 4. High-level Single Root I/O Virtualization architecture.

Non-Uniform Memory Architecture

Uniform Memory Architecture (UMA) refers to a design where every processor core in the system has the same memory performance characteristics such as latency and throughput, typically as a result of having a shared interconnect to get to the memory.

In many modern multiprocessor systems such as Intel® Xeon® processors, NUMA design is commonly used. With this model, processor cores have access to locally attached memory with higher performing memory access characteristics. Processor cores also have access to “remote” memory over some shared interconnect that is “locally” attached to another processor core.

A NUMA topology is depicted in Figure 5. The green arrows represent the highest performing memory access paths where a process executing on a CPU core is accessing locally attached memory. The orange arrows represent a suboptimal memory access path from the processor cores to “remote” memory.

The use of a NUMA-based design facilitates very high performance memory characteristics. However to leverage the resources in the platform in the most efficient way, the memory allocation policy and the process/thread affinities with processor cores must be taken into consideration. The memory allocation policy can typically be controlled with OS APIs. The OS can be instructed to allocate memory for a thread that is local to a processor core that it is executing on or is local to a specified core. The latter is particularly useful when a software architecture is used that leverages memory management threads that allocate memory for other worker threads in the system. The section below describes the core affinity consideration.




Figure 5. Non-Uniform Memory Architecture.

CPU Pinning

The OSs have a scheduler that is responsible for allocating portions of time on the processor cores to the threads that are running in the system. In a multicore processor, the scheduler generally has the flexibility and capability to move threads between processor cores. It does this to help load-balance the workloads across all of the cores in the system. In the context of a NUMA-based system, this capability can mean that a thread that was executing on a processor core and accessing local memory could find itself executing on another core during a subsequent time-slice, accessing the same memory locations, but the memory is now at a remote location relative to the processor core.

CPU pinning is a technique that allows processes/threads to have an affinity configured with one or multiple cores. By configuring a CPU affinity, the scheduler is now restricted to only scheduling the thread to execute on one of the nominated cores. In a NUMA configuration, if specific NUMA memory is requested for a thread, this CPU affinity setting will help to ensure that the memory remains local to the thread. Figure 6 shows a logical view of how threads that can be pinned to specific CPU cores and memory can be allocated local to those cores.

Huge Pages

Huge page support in the MMU TLB helps the TLB cache a greater range of memory translations. A subset of steps involved in a memory address translation request is shown in Figure 7. In this example, the use of the small page table entries (4 KB) results in less coverage of the memory address space in the TLB. This can potentially lead to a greater number of TLB misses. A TLB miss causes a memory access to read the page table to get the requested address translation entry. A large number of TLB misses adds a greater number of memory accesses. This can result in suboptimal performance for the application that required the memory address translation.




Figure 6. CPU affinity with optimal placement of Non-Uniform Memory Architecture.




Figure 7. Conceptual view of memory address translation with small page table entries.

In Figure 8, huge page table entries are being used. In this case, the 1-GB page table entry sizes result in far greater coverage of the memory space in the TLB, which in turn helps to minimize the burden of TLB cache misses.




Figure 8. Conceptual view of memory address translation with huge page table entries.

Conclusion

The ETSI-NFV ISG is making significant progress developing specifications to guide network transformation, influence industry standards bodies and open source software stacks.

Intel architecture-based platforms offer a number of capabilities that can provide benefits when deploying virtualized workloads with high performance demands. The Intel® VT-x, Intel® VT-d and Intel® VT-c capabilities all come together to offer an exceptional experience with virtualized applications. Combining these capabilities with a range of tuning facilities in the platform help workloads to deliver incredible performance.

OpenStack is a leading open-source software suite for creating and managing private and public clouds infrastructure. For OpenStack to be suitable for deploying high performance NFV workloads there are a number of additional features that are required to enable an Enhanced Platform Awareness and unleash the performance potential of the NFV applications.

Using the Intel DPPD as a reference NFV application, it was shown that by leveraging SR-IOV connectivity, NUMA aware guest OS configuration, huge page table configuration, and CPU pinning could help to deliver 10 Gbps line-rate capable performance.

Some of these features have already landed in the OpenStack Juno release. Intel and other members of the OpenStack community are working on actively contributing other NFV-enabling capabilities into subsequent OpenStack releases.

References

1. European Telecommunications Standards Institute Network Functions Virtualization: <http://www.etsi.org/technologies-clusters/technologies/nfv>
2. Network Functions Virtualization – Introductory White Paper: http://portal.etsi.org/NFV/NFV_White_Paper.pdf
3. Network Functions Virtualization – Update White Paper, Network Operators Perspectives on Industry Progress: http://portal.etsi.org/NFV/NFV_White_Paper2.pdf
4. Network Functions Virtualization – White Paper #3, Network Operators Perspectives on Industry Progress. http://portal.etsi.org/Portals/0/TBpages/NFV/Docs/NFV_White_Paper3.pdf
5. ETSI NFV Specifications: <http://www.etsi.org/technologies-clusters/technologies/nfv>
6. Network Functions Virtualization (NFV); NFV Performance & Portability Best Practises http://www.etsi.org/deliver/etsi_gs/NFV-PER/001_099/001/01.01.01_60/gs_NFV-PER001v010101p.pdf
7. OpenStack, www.OpenStack.org
8. Intel® Data Plane Performance Demonstrators: <https://01.org/intel-data-plane-performance-demonstrators>
9. Data Plane Development Kit: www.dpdk.org.
10. BSD 3-Clause License: <http://opensource.org/licenses/BSD-3-Clause>
11. Network Function Virtualization: Virtualized BRAS with Linux* and Intel® Architecture white paper: http://networkbuilders.intel.com/docs/Network_Builders_RA_vBRAS_Final.pdf
12. Using Intel® Advanced Encryption Standard New Instructions and PCLMULQDQ to Significantly Improve IPSec Performance on Linux: <http://www.intel.com/content/www/us/en/intelligent-systems/wireless-infrastructure/aes-ipsec-performance-linux-paper.html>
13. Virt driver guest NUMA node placement & topology: <https://blueprints.launchpad.net/nova/+spec/virt-driver-numa-placement>
14. Huge Page and I/O NUMA scheduling patches for OpenStack Juno: https://01.org/sites/default/files/page/OpenStack_ovdk.l.0.2-907.zip
15. OpenStack* Networking with Intel® Architecture Getting Started Guide: https://01.org/sites/default/files/page/accelerating_openstack_networking_with_intel_architecture_rev008.pdf
16. Quality of Service in Broadband Remote Access Servers with Linux* and Intel® Architecture®: https://networkbuilders.intel.com/docs/Network_Builders_RA_NFV_QoS_Aug2014.pdf

Authors

Adrian Hoban, Przemyslaw Czesnowicz, Sean Mooney, James Chapman, Igor Shaula, Ray Kinsella, and Christian Buerger are software architects and engineers with the Network Platforms Group at Intel Corporation. They focus on Network Functions Virtualization and software-defined networking extensions in open-source components such as OpenStack.

Acknowledgements

This work could not have been completed without the significant effort and innovation by the teams that developed DPDK and DPPD.

A Path to Line-Rate-Capable NFV Deployments with Intel® Architecture and the OpenStack* Juno Release

Acronyms

API	Application Programming Interface	LAN	Local Area Network	UMA	Uniform Memory Architecture
APIC	Advanced Programmable Interrupt Controller	LB	Load Balancer	vCPU	Virtual Central Processing Unit
ATS	Address Translation Services	MMU	Memory Management Unit	VF	Virtual functions
BNG	Broadband Network Gateway	MSAN	Multi-Service Access Nodes	VIF	Virtual Interface Function
BRAS	Broadband Remote Access Server	NFV	Network Functions Virtualization	VIM	Virtualized Infrastructure Manager
CLI	Command Line Interface	NIC	Network Interface Card	VLAN	Virtual Local Area Network
CPE	Customer Premise Equipment	NUMA	Non-Uniform Memory Architecture	VM	Virtual Machine
CPU	Central Processing Unit	OPNFV	Open Platform for Network Functions Virtualization	VMDQ	Virtual Machine Device Queues
DHCP	Dynamic Host Configuration Protocol	OS	Operating System	VMM	Virtual Machine Monitor
DMA	Direct Memory Access	PCI-SIG	Peripheral Component Interconnect Special Interest Group	VMX	Virtual Machine Extensions
DSLAM	Digital Subscriber Line Access Multiplexer	pCPU	Physical Central Processing Unit	VNF	Virtualized Network Function
EPT	Extended Page Tables	PLE	Pause Loop Exiting	VPID	Virtual Processor Identifiers
ETSI	European Telecommunications Standards Institute	PPP	Point-to-Point Protocol	VPN	Virtual Private Network
FW	Firewall	PPPoA	Point-to-Point Protocol over ATM	VT	Virtualization Technology
IOMMU	Input/Output Memory Management Unit	PPPoE	Point-to-Point Protocol over Ethernet	VXLAN	Virtual Extensible Local Area Network
IOTLB	Input/Output Translation Look-Aside Buffer	QEMU	Quick EMUlator	WT	worker thread
IP	Internet Protocol	QoS	Quality of Service		
IPAM	Internet Protocol Address Management	SR-IOV	Single Root I/O Virtualization		
ISG	Industry Specification Group	RT	Routing Thread		
KVM	Kernel Virtual Machine	SDN	Software Defined Networking		
		TLB	Translation Look-aside Buffer		
		TPR	Task Priority Register		

Keywords

Orchestration, OpenStack, Network Functions Virtualization, Software-Defined Networking

By using this document, in addition to any agreements you have with Intel, you accept the terms set forth below.

You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request. Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order. Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or go to: www.intel.com/design/literature.htm.

Intel® Hyper-Threading Technology (Intel® HT Technology): Available on select Intel® Core™ processors. Requires an Intel® HT Technology enabled system. Consult your PC manufacturer. Performance will vary depending on the specific hardware and software used. For more information including details on which processors support HT Technology, visit www.intel.com/info/hyperthreading.

Intel® Virtualization Technology (Intel® VT) requires a computer system with an enabled Intel® processor, BIOS, and virtual machine monitor (VMM). Functionality, performance or other benefits will vary depending on hardware and software configurations. Software applications may not be compatible with all operating systems. Consult your PC manufacturer. For more information, visit www.intel.com/go/virtualization.

Any software source code reprinted in this document is furnished for informational purposes only and may only be used or copied and no license, express or implied, by estoppel or otherwise, to any of the reprinted source code is granted by this document.

Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different processor families. Go to: www.intel.com/products/processor_number/.

Intel, the Intel logo, Look Inside., the Look Inside. logo, and Xeon are trademarks of Intel Corporation in the U.S. and/or other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2015 Intel Corporation. All rights reserved. Printed in USA 0315/JL/MESH/PDF ♻️ Please Recycle 332169-001US

