# APPLICATION NOTE



# Intel<sup>®</sup> Speed Select Technology – Base Frequency Priority CPU Management for Open vSwitch\* (OVS\*)

**Overview** 

# Authors

1

lan Stokes Chris MacNamara David Hunt This application note describes how to configure <u>Open vSwitch\* (OvS\*)</u> with the <u>Data</u> <u>Plane Development Kit (DPDK)</u> to use a specific Poll Mode Driver (PMD) mask to ensure "priority" CPUs (that is, CPUs that can operate at a guaranteed higher frequency) are used for packet processing activity. This document also demonstrates how the OVS DPDK's existing features can be used to assign PMDs to CPUs in a system that already takes advantage of SST-BF. Because of this, the setup or configuration of SST-BF is outside of the scope of this application note.

This application note is written for network administrators who want to use this OVS capability to specify the CPU PMD mask and receive queue isolation. Doing this maximizes the throughput on a platform that has the ability to provide priority and non-priority CPUs.

The configuration described in this document utilizes a CPU capability called Intel<sup>®</sup> Speed Select Technology – Base Frequency (Intel<sup>®</sup> SST-BF), which is available on select SKUs of 2nd generation Intel<sup>®</sup> Xeon<sup>®</sup> Scalable processor (5218N, 6230N, and 6252N). The placement of key workloads on higher frequency Intel<sup>®</sup> SST-BF enabled cores can result in an overall system workload increase and potential overall energy savings when compared to deploying the CPU with symmetric core frequencies. For more information about Intel<sup>®</sup> SST-BF, refer to *Intel<sup>®</sup> Speed Select Technology – Base Frequency – Enhancing Performance* and *Intel<sup>®</sup> Speed Select Technology – Base Frequency (Intel<sup>®</sup> SST-BF) with Kubernetes\** in <u>Table 2</u>.

This document is part of the Network Transformation Experience Kit, which is available at: <u>https://networkbuilders.intel.com/network-technologies/network-transformation-exp-kits</u>

# 1.1 Required Software

For testing purposes, we used Open vSwitch v2.10 with DPDK v17.11.4.

The PMD mask specification and receive queue isolation feature is available for <u>Open</u> <u>vSwitch v2.6</u> and subsequent releases.

If you want to access the most recent development features, use the OVS master branch, which can be downloaded from GitHub\* at: https://github.com/openvswitch/ovs/tree/master

When using the OVS master branch, refer to the installation steps for OVS with DPDK at: <a href="https://docs.openvswitch.org/en/latest/intro/install/dpdk/">https://docs.openvswitch.org/en/latest/intro/install/dpdk/</a>

**Note:** Because the setup and component requirements differ for various OVS with DPDK releases, ensure that you follow the steps relevant to your OVS deployment.

# **Table of Contents**

1	Overview
1.1	Required Software1
1.2	Terminology
1.3	Reference Documents
2	Identify Priority CPUs
3	Isolate CPUs from the Linux* Process Scheduling
4	Configure the lcore Mask for OVS* with DPDK
5	Configure the PMD Mask for OVS* with DPDK4
6	Isolate Receive Queue
7	Conclusion7
8	Additional Information

# **Figures**

Figure 1.	Output of Command to Display Isolated CPUs	4
Figure 2.	OVS with DPDK Deployment	5
Figure 3.	pmd-rxq-show Command – Sample Output	5
Figure 4.	dpdk0 queue-id 0 Affinitized and Isolated to the PMD on CPU 2	6
Figure 5.	pmd-rxq-show Command – Sample Output with Core 2 Isolated	6

# Tables

Table 1.	Terminology	3
Table 2.	Reference Documents	3
Table 3.	PMD Mask Examples for Use with CPUs 2, 5, and 8	4

#### Application Note | Intel® SST-BF Priority CPU Management for OVS\*

## 1.2 Terminology

#### Table 1. Terminology

ABBREVIATION	DESCRIPTION
DPDK	Data Plane Development Kit
NIC	Network Interface Card
NUMA	Non-Uniform Memory Access
OVS	Open vSwitch
PMD	Poll Mode Driver
SKU	Stock Keeping Unit
SST	Intel® Speed Select Technology
SST-BF	Intel® Speed Select Technology – Base Frequency

# **1.3 Reference Documents**

#### Table 2. Reference Documents

REFERENCE	SOURCE
Configure Open vSwitch* with Data Plane Development Kit on Ubuntu* Server 17.04	<u>https://software.intel.com/en-us/articles/set-up-open-vswitch-with-dpdk-</u> on-ubuntu-server
Intel® Speed Select Technology (Intel® SST)	<u>https://www.intel.com/content/www/us/en/architecture-and-</u> <u>technology/speed-select-technology-article.html</u>
Intel® Speed Select Technology – Base Frequency - Enhancing Performance	https://builders.intel.com/docs/networkbuilders/intel-speed-select- technology-base-frequency-enhancing-performance.pdf
Intel <sup>®</sup> Speed Select Technology - Base Frequency (Intel <sup>®</sup> SST-BF) with Kubernetes*	https://builders.intel.com/docs/networkbuilders/intel-speed-select- technology-base-frequency-with-kubernetes-application-note.pdf
Open vSwitch* with DPDK Overview	https://software.intel.com/en-us/articles/open-vswitch-with-dpdk-overview

# 2 Identify Priority CPUs

In a symmetric core frequency deployment (default), all cores on a processor operate at the same frequency. When the Intel<sup>®</sup> SST-BF is activated and configured, it allows the CPU to operate in an asymmetric configuration with two frequency tiers. This enables users to boost performance of targeted applications at runtime by assigning them to the higher frequency cores. For details, refer to the reference documents in <u>Table 2</u>.

The placement of key workloads on higher frequency Intel<sup>®</sup> SST-BF enabled cores can result in an overall system workload increase and potential overall energy savings when compared to deploying the CPU with symmetric core frequencies.

Priority CPUs can perform at a guaranteed higher frequency when compared to other CPUs on the same socket. On platforms, priority CPUs can differ in number and placement.

In this document, as an example, we assume that the priority CPUs are CPUs 2, 5, and 8 on socket 0 of a given system.

# 3 Isolate CPUs from the Linux\* Process Scheduling

By default, the Linux kernel can potentially schedule processes on one of the given priority cores. If one of the CPUs is also used as a PMD for the receive queues of a network device, then the performance of the OVS\* DPDK application can be impacted.

To avoid impacting the performance, you can complete the optional step of isolating the CPUs using the isolcpus kernel boot parameter:

- 1. Add or update the isolcpus kernel boot parameter: isolcpus =2,5,8
- 2. Reboot the system.
- 3. Use the following command to confirm that the CPUs are isolated: cat /sys/devices/system/cpu/isolated

The output should be similar to Figure 1.

```
-bash-4.4$ cat /sys/devices/system/cpu/isolated
2,5,8
```

#### Figure 1. Output of Command to Display Isolated CPUs

## 4 Configure the lcore Mask for OVS\* with DPDK

The dpdk-lcore-mask specifies the CPU cores which the DPDK lcore threads are to spawn. The DPDK lcore threads are used for DPDK library tasks, such as library internal message processing, logging, etc. The value is specified in hexadecimal (hex) format.

If not specified, the value is determined by choosing the lowest CPU core from the initial CPU affinity list.

*Note:* The lcore is not responsible for the datapath processing. This task is handled by CPUs specified in the OVS DPDK PMD mask.

For performance reasons, it is best to set the lcore to a single CPU on the system, rather than allowing lcore threads to float.

Because the lcore is **not** responsible for packet processing on the OVS DPDK datapath, the best option is to set this lcore to a nonpriority (lower frequency), non-isolated CPU, for example, CPU 1.

The following is an example command that shows how to achieve this:

ovs-vsctl set Open vSwitch . other config:dpdk-lcore-mask="0x2"

# 5 Configure the PMD Mask for OVS\* with DPDK

pmd-cpu-mask specifies the CPU mask for setting the CPU affinity of the PMD threads. These threads are responsible for datapath processing (Rx/Tx) of the traffic within the OVS with DPDK. The value is specified in hexadecimal (hex) format.

If not specified, one PMD thread is created for each Non-Uniform Memory Access (NUMA) node and by default, pinned to any available CPU on the NUMA node.

For a platform with priority CPUs, it can be advantageous to specify CPUs with the higher frequency as part of the PMD mask. This allows for an increased level of packet processing on these CPUs when compared to non-priority CPUs, which have a lower frequency.

For example, with priority CPUs 2, 5, and 8, we can specify the core masks shown in Table 3.

#### Table 3. PMD Mask Examples for Use with CPUs 2, 5, and 8

CPU for Use by PMD	PMD Masks	
2	0x4	
5	0x20	
8	0x100	
2 and 5	0x24	
2 and 8	0x104	
2, 5, and 8	0x124	

You can issue the following command to specify CPUs 2, 5, and 8 in the following PMD mask:

ovs-vsctl set Open vSwitch . other config:pmd-cpu-mask= "0x124"

The assumed setup is like that shown in Figure 2. The deployment reflects bridge br0, port dpdk0, and PMD mask 0x124.

Application Note | Intel<sup>®</sup> SST-BF Priority CPU Management for OVS\*



### Figure 2. OVS with DPDK Deployment

You can confirm that the CPUs are used as part of the PMD mask with the following command: ovs-appctl dpif-netdev/pmd-rxq-show

Executing this command produces an output similar to Table 3.



#### Figure 3. pmd-rxq-show Command – Sample Output

The key points in this output are the CPU IDs being reported by OVS with DPDK, that is, **core\_id 2**, **core\_id 5**, and **core\_id 8**. These IDs correspond to the PMD mask value specified,  $0 \times 124$ , which corresponds to the priority cores on the platform.

# 6 Isolate Receive Queue

In our example, we assumed that all CPUs added as part of the PMD mask correspond to priority cores that operate at a higher frequency.

However, it is possible that of the three PMDs we specify, only one CPU is a priority CPU, and the other CPUs, defined as part of the PMD mask, are lower priority.

Let's assume CPU 2 is a priority CPU and that CPUs 5 and 8 are lower priority. It is possible that a port (for example, a 10 Gbit/s NIC, dpdk0) has high traffic throughput and therefore should be assigned to the priority CPU (CPU 2).

However, by default, OVS\* with DPDK distributes receive queues for devices among PMDs automatically.

There are two methods to achieve this:

- Method 1: Use a *cycles* assignment, where the receive queues are ordered by their measured processing cycles, and then evenly assigned in descending order to PMDs based on an up/down walk of the PMDs.
- Method 2: Use a round-robin assignment, where the receive queues are assigned to PMDs in a round-robin scheme.

In both cases, there is a risk that a receive queue for a port is not assigned to a priority CPU, which can be mitigated by isolating the receive queues.

#### Application Note | Intel® SST-BF Priority CPU Management for OVS\*

To ensure that the receive queue for a port is serviced by the priority CPU, you can isolate the receive queues to the specific CPU using the following command:

ovs-vsctl set Open\_vSwitch . other\_config:pmd-rxq-assign=<assignment>

In our example, we want to isolate receive queue 0 of the dpdk0 interface on CPU 2 with the following command: # Set receive queue 0 of dpdk0 to core 2 ovs-vsctl set interface dpdk0 other\_config:pmd-rxq-affinity="0:2"

#### The configuration is now similar to Figure 4.



#### Figure 4. dpdk0 queue-id 0 Affinitized and Isolated to the PMD on CPU 2

Confirm this configuration by executing the following command: ovs-appctl dpif-netdev/pmd-rxq-show

Figure 5 shows sample output.

#### Figure 5. pmd-rxq-show Command – Sample Output with Core 2 Isolated

The key point in this output is that queue-id 0 for the dpdk0 port is now affinitized to core-id 2. The isolated flag is now equal to true for core 2.

This means that OVS DPDK does not assign any other receive queues from other ports to CPU 2, ensuring that PMD workloads on priority CPU 2 are not interrupted by other port receive queue workloads.

#### Application Note | Intel® SST-BF Priority CPU Management for OVS\*

# 7 Conclusion

In this application note, we demonstrated how to isolate priority CPUs at the kernel process scheduling level using the "isolcpu" kernel boot parameter, ensuring the kernel tasks will not be scheduled on a CPU that is used as a PMD in the OVS DPDK (which could otherwise affect performance of the PMD). We examined how to configure an OVS DPDK PMD mask using the "pmd-cpu-mask" parameter to correspond to specific CPUs, allowing CPUs with higher based frequencies to be used as a PMD for improved performance (up to a 1.25x-1.58x NFV workload performance improvement). Finally, we described how it is possible to isolate the receive queues for a given port to a specific PMD using the "pmd-rxq-affinity" argument, along with its associated parameters, ensuring receive queues with high throughput can be mapped and to a high frequency CPU in a deployment where both low and high frequency CPUs are being used for PMDs in OVS DPDK.

# 8 Additional Information

Have a question? Feel free to follow up with the query on the Open vSwitch\* discussion mailing thread.

To learn more about Open vSwitch with DPDK in general, we encourage you to check out the following videos and articles in the Intel® Developer Zone and the Intel® Network Builders University:

- <u>http://www.openvswitch.org/</u>
- <u>http://docs.openvswitch.org/en/latest/intro/install/dpdk/</u>
- http://docs.openvswitch.org/en/latest/topics/dpdk/pmd/



You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest Intel product specifications and roadmaps.

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors.

Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products.

For more information go to www.intel.com/benchmarks.

Copies of documents which have an order number and are referenced in this document may be obtained by calling 1-800-548-4725 or by visiting: <a href="http://www.intel.com/design/literature.htm">http://www.intel.com/design/literature.htm</a>

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Learn more at <a href="http://www.intel.com/">http://www.intel.com/</a> or from the OEM or retailer.

Intel, Xeon, and the Intel logo are trademarks of Intel Corporation in the U.S. and/or other countries.

\*Other names and brands may be claimed as the property of others.

Copyright © 2019, Intel Corporation. All rights reserved.