hidden text to trigger early load of fonts ПродукцияПродукцияПродукцияПродукция Các sản phẩmCác sản phẩmCác sản phẩmCác sản phẩm المنتجاتالمنتجاتالمنتجاتالمنتجات מוצריםמוצריםמוצריםמוצרים
Banner Image

Document Library

Reference architectures, white papers, and solutions briefs to help build and enhance your network infrastructure, at any level of deployment.

Related Content

Intel® AVX-512 - FP16 Instruction Set for Intel® Xeon® Processor Based Products Technology Guide

Last Updated: Mar 11, 2024

This document describes the new FP16 instruction set architecture for Intel® AVX-512 that has been added to the 4th generation Intel® Xeon® Scalable processor. The instruction set supports a wide range of general-purpose numeric operations for 16-bit half-precision IEEE-754 floating-point and complements the existing 32-bit and 64-bit floating-point instructions already available in Xeon server products. The new ISA also provides complex-valued native hardware support, making the ISA ideal for signal and media processing. This revision describes how to use the FP16 data type without hardware support.

Download PDF

Your browser does not support PDFs. Download the PDF.

Categories - Open Source Solutions Categories - Software Platforms Network Location - Core Network Network Location - Data Center Network Location - Device Edge Network Location - Hybrid Cloud Network Location - On Premises Network Location - Radio Access Network (RAN) Network Technologies - 4G and 3G Network Technologies - 5G Verticals/Industries - Cloud Service Providers Verticals/Industries - Enterprise Verticals/Industries - Industrial Verticals/Industries - Manufacturing Verticals/Industries - Media and Entertainment Verticals/Industries - System Integration Verticals/Industries - Telecommunications VNFS and CNFs - Virtualized Evolved Packet Core (vEPC) VNFS and CNFs - Virtualized Radio Access Network (vRAN) VNFS and CNFs - Wide Area Network (WAN) Optimization Workloads and Use cases - Virtualized Small Cell Gateway