Intel® AVX-512 - Writing Packet Processing Software with Intel® AVX-512 Instruction Set Technology Guide
Last Updated: Apr 06, 2021
This paper is the second in a series of white papers that focuses on how to write packet processing software using the Intel® AVX-512 instruction set. This paper describes how Intel® AVX-512 optimizations are enabled in software development frameworks such as DPDK and FD.io. It includes examples of using Intel® AVX-512 in these frameworks as well as the performance benefits obtained, demonstrating performance gains in excess of 300% in micro-benchmarks.
Categories
Categories
Software Platforms
NFVI Hardware
NFVI OS/Virtualization
Open Source Solutions
Intel Technologies and Platforms
Intel Atom Processor
2nd gen Intel Xeon Scalable processor
1st gen Intel Xeon Scalable processor
3rd gen Intel Xeon Scalable processor
Network Location
Radio Access Network (RAN)
Hybrid Cloud
Data Center
Device Edge
On Premises
Core Network
Network Technologies
Network Edge
Multi-Access Edge Computing (MEC)
Containers/Kubernetes
Cloud Native/NFV
Next Generation Central Office (NGCO)
Network Security
Optimizations
DPDK
Intel QuickAssist Technology (QAT)
OVS-DPDK
Kubernetes
Enhanced Platform Awareness (EPA)
Verticals/Industries
Financial Services
Industrial
Manufacturing
Cloud Service Providers
Media and Entertainment
Telecommunications
Enterprise
System Integration
VNFS and CNFs
Load Balancer (LB)
Wide Area Network (WAN) Optimization
Firewall (FW)
Broadband Remote Access Server (BRAS)
Session Border Controller (SBC)
IP Multimedia Subsystems (IMS)
Application Delivery Controller (ADC)
Virtualized Radio Access Network (vRAN)
Virtualized Evolved Packet Core (vEPC)
Content Delivery Networks (CDN)
Workloads and Use cases
Smart Retail
Video Surveillance
Virtualized Small Cell Gateway
Storage as a Service (SaaS)
SD-WAN and uCPE
Cloud Gaming
Content Distribution (CDN)
Emergency Response
Security
Smart Cities
Smart Factory
