hidden text to trigger early load of fonts ПродукцияПродукцияПродукцияПродукция Các sản phẩmCác sản phẩmCác sản phẩmCác sản phẩm المنتجاتالمنتجاتالمنتجاتالمنتجات מוצריםמוצריםמוצריםמוצרים
Banner Image

Document Library

Reference architectures, white papers, and solutions briefs to help build and enhance your network infrastructure, at any level of deployment.

Related Content

Maximizing vCMTS Data Plane Performance with 3rd Gen Intel® Xeon® Scalable Processor Architecture

Last Updated: Sep 03, 2021

This paper is a detailed study of how a virtualized Cable Modem Termination System (vCMTS) data-plane workload can take advantage of the advanced features of 3rd Gen Intel® Xeon® Scalable processor architecture enhancements such as bigger cache-sizes at each level, higher core-count, more memory, and specifically advanced features such as: Enhanced Intel® Advanced Vector Extensions 512 (Intel® AVX-512), Dual AES encryption engines, Intel® Vector AES New Instructions (AES-NI), Intel® Vector PCLMULQDQ carry-less multiplication instruction, Intel® QuickAssist Technology. It also provides insights into implementation options and establishes an empirical performance data baseline that can be used to estimate the capability of a vCMTS platform running on industry-standard, high-volume servers based on 3rd Gen Intel Xeon Scalable processor architecture. Actual measurements are presented for a 3rd Gen Intel Xeon Scalable processor-based system. Results shown in the paper showcase a 70% improvement in vCMTS platform performance and service group density when utilizing the maximum core Network SKU of the 3rd generation Intel Xeon Scalable processor.

Download PDF


To view content, please verify your email or register by entering your email address.

Containers DPDK Industrial Intel® QuickAssist Technology Intel® SSD Intel® Xeon® Scalable Processors Kubernetes NFV SR-IOV