Engagement / Document Library / Intel® AVX-512 - Instruction Set for Packet Processing Technology Guide
Intel® AVX-512 - Instruction Set for Packet Processing Technology Guide
Last Updated: Feb 24, 2022
This paper is the first in a series of white papers focusing on how to write packet processing software using the AVX-512 instruction set. It provides a brief overview of the Intel® AVX-512 instruction set and describes the microarchitecture optimizations for the instruction set in the latest 3rd Generation Intel® Xeon® Scalable Processors.
To view content, please verify your email or register by entering your email address.
Related Content
I Agree to Share My Information
By submitting this form, you agree to share your personal data with Intel for this business request.
Been Here Before?
Enter your Password below to verify.
Thank You!
Thanks for registering as a member in the Intel® Industry Solution Builders program. Your account has been activated. Please set your password by clicking on the link sent to your registered email address.
Note: If you do not see an email from our site in your inbox, please check your email account's Spam or Junk folder to ensure the message was not filtered. If the message was filtered, please 'Mark as good' or 'Not spam' or 'Add sender to white-list.'