Intel® AVX-512 - Packet Processing with Intel® AVX-512 Instruction Set Solution Brief
Last Updated: Feb 02, 2022
This solution brief provides an overview of the Intel® AVX-512 powerful SIMD instruction set, which has been optimized in the latest 3rd Generation processors with compelling performance benefits. The document sets the scene for a series of technology guides explaining how to get start writing packet processing software with the Intel® AVX-512 instruction set.
Categories
Categories
Software Platforms
NFVI Hardware
NFVI OS/Virtualization
Open Source Solutions
Intel Technologies and Platforms
Intel Atom Processor
2nd gen Intel Xeon Scalable processor
1st gen Intel Xeon Scalable processor
3rd gen Intel Xeon Scalable processor
Network Location
Radio Access Network (RAN)
Hybrid Cloud
Data Center
Device Edge
On Premises
Core Network
Network Technologies
Network Edge
Multi-Access Edge Computing (MEC)
Containers/Kubernetes
Cloud Native/NFV
Next Generation Central Office (NGCO)
SDN
Network Security
Optimizations
DPDK
Intel QuickAssist Technology (QAT)
OVS-DPDK
Kubernetes
Enhanced Platform Awareness (EPA)
Verticals/Industries
Cloud Service Providers
Financial Services
Industrial
Manufacturing
Media and Entertainment
Telecommunications
Enterprise
System Integration
VNFS and CNFs
Load Balancer (LB)
Wide Area Network (WAN) Optimization
Broadband Remote Access Server (BRAS)
Session Border Controller (SBC)
IP Multimedia Subsystems (IMS)
Application Delivery Controller (ADC)
Virtualized Radio Access Network (vRAN)
Virtualized Evolved Packet Core (vEPC)
Content Delivery Networks (CDN)
Workloads and Use cases
Smart Cities
Smart Factory
Smart Retail
Video Surveillance
Virtualized Small Cell Gateway
Storage as a Service (SaaS)
SD-WAN and uCPE
Content Distribution (CDN)
Security
Hide
Related Content
