X

The browser version you are using is not recommended for this site.
Please consider upgrading to the latest version of your browser by clicking one of the following links.

Program Overview

The Accelerator program within the Intel® Network Builders University focuses on Intel® technologies that help boost performance while maintaining efficient power consumption.


This course is an introduction to Intel® FPGA Programmable Acceleration Card N3000 (Intel® FPGA PAC) N3000.


In this training you will learn about the basics of the Intel® FPGA Programmable Acceleration Card (Intel® FPGA PAC) N3000.


In this training you will learn about the foundational concept of Platform Security. It will provide a remote system update (RSU) architecture overview followed by the Accelerator functional Unit (AFU) signing process.


In this training you will learn about the board management controller (BMC) for the Intel® FPGA programmable acceleration card (Intel® FPGA PAC) N3000.


In this training you will learn about building an accelerator functional unit (AFU) for the Intel® FPGA Programmable Acceleration card (Intel® FPGA PAC) N3000.


In this training we will discuss the 5G virtualized Radio Access Network (vRAN) foundational concepts, gain insight into Intel’s vRAN reference design and look at how to compile and design 5G vRAN simulations.